Amd Geode SC2200 Manual do Utilizador Página 260
- Página / 429
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
272 AMD Geode™ SC2200 Processor Data Book
Core Logic Module - Audio Registers - Function 3
32580B
6.4.4 Audio Registers - Function 3
The register designated as Function 3 (F3) is used to con-
figure the PCI portion of support hardware for the audio
registers. The bit formats for the PCI Header registers are
given in Table 6-37.
A Base Address register (F3BAR0), located in the PCI
Header registers of F3, is used for pointing to the register
space designated for support of audio, described later in
this section.
Table 6-37. F3: PCI Header Registers for Audio Configuration
Bit Description
Index 00h-01h Vendor Identification Register (RO) Reset Value: 100Bh
Index 02h-03h Device Identification Register (RO) Reset Value: 0503h
Index 04h-05h PCI Command Register (R/W) Reset Value: 0000h
15:3 Reserved. (Read Only)
2 Bus Master. Allow the Core Logic module bus mastering capabilities.
0: Disable.
1: Enable. (Default)
This bit must be set to 1.
1 Memory Space. Allow the Core Logic module to respond to memory cycles from the PCI bus.
0: Disable.
1: Enable.
This bit must be enabled to access memory offsets through F3BAR0 (See F3 Index 10h).
0 Reserved. (Read Only)
Index 06h-07h PCI Status Register (RO) Reset Value: 0280h
Index 08h Device Revision ID Register (RO) Reset Value: 00h
Index 09h-0Bh PCI Class Code Register (RO) Reset Value: 040100h
Index 0Ch PCI Cache Line Size Register (RO) Reset Value: 00h
Index 0Dh PCI Latency Timer Register (RO) Reset Value: 00h
Index 0Eh PCI Header Type (RO) Reset Value: 00h
Index 0Fh PCI BIST Register (RO) Reset Value: 00h
Index 10h-13h Base Address Register - F3BAR0 (R/W) Reset Value: 00000000h
This register sets the base address of the memory mapped audio interface control register block. This is a 128-byte block of registers
used to control the audio FIFO and codec interface, as well as to support VSA SMIs. Bits [11:0] are read only (0000 0000 0000), indicat-
ing a 4 KB memory address range. Refer to Table 6-38 on page 273 for the audio configuration register bit formats and reset values.
31:12 Audio Interface Base Address.
11:0 Address Range. (Read Only)
Index 14h-2Bh Reserved Reset Value: 00h
Index 2Ch-2Dh Subsystem Vendor ID (RO) Reset Value: 100Bh
Index 2Eh-2Fh Subsystem ID (RO) Reset Value: 0503h
Index 30h-FFh Reserved Reset Value: 00h
- AMD Geode™ SC2200 Processor 1
- Data Book 1
- Contents 3
- List of Figures 5
- List of Tables 10
- 1.0Overview 13
- 1.2 Features 14
- Overview 16
- 2.0Architecture Overview 17
- 2.2 Video Processor Module 22
- 2.3 Core Logic Module 23
- 2.4 SuperI/O Module 23
- 2.5.1 Reset Logic 24
- 3.0Signal Definitions 25
- Signal Definitions 26
- 3.1 Ball Assignments 27
- SC2200 Processor 28
- 3.2 Strap Options 43
- 3.4 Signal Descriptions 48
- 3.4.9 IDE Interface Signals 59
- 3.4.16 GPIO Interface Signals 66
- (Continued) 69
- Reserved - RSVD 78
- 4.3 WATCHDOG 79
- 4.3.2 WATCHDOG Registers 80
- 4.4 High-Resolution Timer 81
- 4.5 Clock Generators and PLLs 83
- Circuitry 84
- Default ADL Multiplier 85
- 0111 33.33 4 0100 133 85
- 4.5.4 SuperI/O Clocks 86
- 4.5.6 Video Processor Clocks 86
- 4.5.7 Clock Registers 87
- 5.0SuperI/O Module 89
- 5.1 Features 90
- 5.2 Module Architecture 91
- 5.3.4 Address Decoding 93
- Configuration 98
- SuperI/O Module 100
- 5.5 Real-Time Clock (RTC) 105
- 5.5.3 RTC Registers 111
- Table 5-19. RTC Register Map 111
- Table 5-20. RTC Registers 111
- Table 5-25. Extended RAM Map 115
- Table 5-24. Standard RAM Map 115
- 5.6.1 Event Detection 116
- Type Name 117
- Type Name 117
- 5.7 ACCESS.bus Interface 121
- 5.7.3 Acknowledge (ACK) Cycle 122
- 5.7.6 Arbitration on the Bus 123
- 5.7.7 Master Mode 123
- 5.7.8 Slave Mode 125
- 5.7.9 Configuration 125
- 5.8 Legacy Functional Blocks 129
- Offset Name 130
- 404h EDR Data Bits 130
- Architecture 131
- Table 5-43. Bank 1 Bit Map 134
- Table 5-44. Bank 2 Bit Map 134
- Table 5-45. Bank 3 Bit Map 134
- Port 3 (SP3) Functionality 135
- Table 5-56. Bank 1 Bit Map 139
- Table 5-57. Bank 2 Bit Map 139
- Table 5-58. Bank 3 Bit Map 139
- Table 5-59. Bank 4 Bit Map 139
- Table 5-60. Bank 5 Bit Map 140
- Table 5-61. Bank 6 Bit Map 140
- Table 5-62. Bank 7 Bit Map 140
- 6.0Core Logic Module 141
- 6.2 Module Architecture 142
- 6.2.2 PSERIAL Interface 143
- 6.2.3 IDE Controller 144
- Core Logic Module 146
- 6.2.4 Universal Serial Bus 147
- 6.2.5 Sub-ISA Bus Interface 147
- 6.2.6 AT Compatibility Logic 152
- Figure 6-7. PIT Timer 154
- 6.2.8 Keyboard Support 157
- C1 Power State - Active Idle 158
- Sleep States 160
- 6.2.11 GPIO Interface 167
- 6.2.12 Integrated Audio 167
- AMD Geode™ 170
- Processor 170
- SMI# (System Management 171
- Read to Clear 172
- Figure 6-15. Typical Setup 173
- Table 6-12. Cycle Types 174
- 6.3 Register Descriptions 175
- 6.3.2 Register Summary 176
- 6.4 Chipset Register Space 190
- CPI mode 202
- . Reads as 0 220
- 20h and 24h) 221
- 1), this bit allows signal 230
- Not Used Reset Value: 00h 244
- . Must be set to 0 252
- 0 Reserved. (Read Only) 260
- Not Used 269
- : X-Bus Expansion Registers 278
- 00h/02h[14] 278
- Reserved Reset Value = xxh 291
- 7.0Video Processor Module 307
- 7.1 Module Architecture 308
- 7.2 Functional Description 309
- (Not normally User Data) 310
- Figure 7-4. VIP Block Diagram 311
- Video Processor Module 312
- 7.2.2 Video Block 315
- 7.2.3 Mixer/Blender Block 318
- Windows Configuration 321
- 7.2.5 Integrated DACs 323
- 7.2.6 TFT Interface 324
- crystal oscilla 325
- 7.3 Register Descriptions 326
- 8.0Debugging and Monitoring 349
- Debugging and Monitoring 350
- 9.0Electrical Specifications 351
- 9.1.4 Operating Conditions 352
- 9.1.5 DC Current 353
- Electrical Specifications 354
- 9.2 DC Characteristics 358
- 9.3 AC Characteristics 363
- GX1 Processor Series Data 365
- 9.3.2 Video Port 367
- 9.3.3 CRT and TFT Interface 368
- 9.3.4 ACCESS.bus Interface 370
- Note 2. t 371
- Ω1 KΩ 10 pF 373
- Figure 9-18. PCI Reset Timing 378
- 9.3.6 Sub-ISA Interface 379
- 9.3.7 LPC Interface 383
- 9.3.8 IDE Interface 384
- 9.3.11 Fast IR Port 407
- 9.3.13 Audio Interface (AC97) 412
- 9.3.14 Power Management 417
- 9.3.15 Power-Up Sequencing 418
- 9.3.16 JTAG Interface 420
- 10.0Package Specifications 423
- Figure 10-1. Heatsink Example 424
- 10.2 Physical Dimensions 425
- Package Specifications 426
- A.1 Order Information 427
- Table A-1. Revision History 428
Manuais e produtos relacionados com Hardware Amd Geode SC2200
Hardware Amd GA-K8NSC-939 Manual do Utilizador
(80 páginas)
(80 páginas)
Hardware Amd Athlon 27493 Manual do Utilizador
(104 páginas)
(104 páginas)
Hardware Amd CrossFire 480X Manual do Utilizador
(16 páginas)
(16 páginas)
Hardware Amd AN9 32X Manual do Utilizador
(76 páginas)
(76 páginas)
Hardware Amd ATI RADEON HD 2600 Manual do Utilizador
(62 páginas)
(62 páginas)
Hardware Amd Turion 64 X2 Manual do Utilizador
(2 páginas)
(2 páginas)
Hardware Amd ATI RADEON HD 2400 Manual do Utilizador
(64 páginas)
(64 páginas)
Hardware Amd 1207 Manual do Utilizador
(62 páginas)
(62 páginas)
Hardware Amd LV-651 Manual do Utilizador
(50 páginas)
(50 páginas)
Hardware Amd Turion 64 Manual do Utilizador
(3 páginas)
(3 páginas)
Hardware Amd GA-K8N51GMF Manual do Utilizador
(88 páginas)
(88 páginas)
Hardware Amd LE-363 Manual do Utilizador
(45 páginas)
(45 páginas)
Hardware Amd Athlon 6 Manual do Utilizador
(19 páginas)
(19 páginas)
Hardware Amd GA-K8N51GMF-9 Manual do Utilizador
(80 páginas)
(80 páginas)
Hardware Amd Phenom II Manual do Utilizador
(6 páginas)
(6 páginas)
Samsung SAMSUNG NV24 HD manuály
Uživatelské manuály a uživatelské příručky pro Videokamery Samsung SAMSUNG NV24 HD.
Poskytujeme 2 manuály pdf Samsung SAMSUNG NV24 HD ke stažení zdarma podle typů dokumentů: Uživatelský manuál
Comentários a estes Manuais