
60
AMD-K5 Processor Data Sheet 18522F/0—Jan1997
PRELIMINARY INFORMATION
Table 16. Delay Timing for 66-MHz Bus Operation
Symbol Parameter Description
Advance Info
Figure Comments
Min Max
t
6a
ADSC, PWT, PCD, CACHE, SCYC Valid Delay 1.0 ns 7.0 ns 17
t
6b
AP Valid Delay 1.0 ns 8.5 ns 17
t
6c
A31–A17 Valid Delay 0.6 ns 6.3 ns 17
t
6d
A16–A3 Valid Delay 0.5 ns 6.3 ns 15
t
6e
ADS Valid Delay 1.0 ns 6.0 ns 17
t
6f
BE7–BE0 Valid Delay 0.9 ns 7.0 ns 15
t
6g
LOCK Valid Delay 0.9 ns 7.0 ns 15
t
6h
M/IO Valid Delay 0.8 ns 5.9 ns 15
t
6i
D/C, W/R Valid Delay 0.8 ns 7.0 ns 15
t
7
ADS, ADSC, AP, A31–A3, BE7–BE0, CACHE, D/C, LOCK,
M/IO
, PWT, PCD, SCYC, W/R Float Delay
10.0 ns 19
t
8a
APCHK, IERR, FERR Valid Delay 1.0 ns 8.3 ns 17
t
8b
PCHK Valid Delay 1.0 ns 7.0 ns 17
t
9a
BREQ, HLDA Valid Delay 1.0 ns 8.0 ns 17
t
9b
SMIACT Valid Delay 1.0 ns 7.3 ns 17
t
10a
HIT Valid Delay 1.0 ns 6.8 ns 17
t
10b
HITM Valid Delay 0.7 ns 6.0 ns 17
t
11
PRDY Valid Delay 1.0 ns 8.0 ns 17
t
12
D63–D0, DP7–DP0 Write Data Valid Delay 1.3 ns 7.5 ns 17
t
13
D63–D0, DP7–DP0 Write Data Float Delay 10.0 ns 19
Comentários a estes Manuais