
66
AMD-K5 Processor Data Sheet 18522F/0—Jan1997
PRELIMINARY INFORMATION
10.4 RESET, TCK, TRST, and Test Signal Timing
Table 24. RESET Configuration Signal
Symbol Parameter Description
Advance Info
Figure Comments
Min Max
t
36
RESET Setup Time 5.0 ns 20
t
37
RESET Hold Time 1.0 ns 20
t
38
RESET Pulse Width, V
CC
and CLK stable
15 clocks 20
t
39
RESET active after V
CC
and CLK stable
1.0 ms 20
t
40
INIT, FLUSH, FRCMC Setup Time 5.0 ns 20
t
41
INIT, FLUSH, FRCMC Hold Time 1.0 ns 20
t
42a
INIT, FLUSH, FRCMC Setup Time 2 clocks 20 Asynchronous, Note 1
t
42b
INIT, FLUSH, FRCMC, BRDYC,
BUSCHK
Hold Time
2 clocks 20 Asynchronous, Note 1
t
42c
BRDYC, BUSCHK Setup Time 3 clocks 20 Note 1
t
42d
BRDYC Hold Time, RESET driven synchronously 1.0 ns 20 Note 1
t
43a
BF, BF0, BF1 Setup Time 1.0 ms 20 Note 1
t
43b
BF, BF0, BF1 Hold Time 2 clocks 20 Note 1
Notes:
1. These are measured to RESET falling edge.
Table 25. TCK Waveform and TRST Timing at 16 MHz
Symbol Parameter Description
Advance Info
Figure Comments
Min Max
t
44
TCK Frequency 16 MHz 1X Clock
t
45
TCK Period 62.5 ns 21 Note 1
t
46
TCK High Time 25.0 ns 21 at 2.0 V, Note 3
t
47
TCK Low Time 25.0 ns 21 at 0.8 V, Note 3
t
48
TCK Fall Time 5.0 ns 21 Notes 2, 3
t
49
TCK Rise Time 5.0 ns 21 Notes 2, 3
t
50
TRST Pulse Width 40.0 ns 22 Asynchronous
Notes:
1. TCK period is ≥ CLK period.
2. Rise/Fall times are measured between 0.8 V and 2.0 V. Rise/Fall times can be relaxed by 1 ns per 10-ns increase in TCK period.
3. Not 100% tested; determined by design characterization.
Comentários a estes Manuais