
69
18522F/0—Jan1997 AMD-K5 Processor Data Sheet
PRELIMINARY INFORMATION
Figure 17. Output Valid Delay Timing
Figure 18. Input Setup and Hold Timing
Figure 19. Maximum Float Delay Timing
Min
Max
Valid n +1
t
v
Valid n
CLK
Output Signal
T
x
T
x
1.5 V
v = 6a, 6b, 6c, 6d, 6e, 6f, 6g, 6h, 6i, 8a, 8b, 9a, 9b, 10a, 10b, 11, 12
CLK
T
x
T
x
T
x
T
x
Input Signal
t
s
t
h
1.5 V
s = 14, 16a, 16b, 18a, 18b, 20, 22, 22a, 22b, 24, 24a, 26, 28, 31, 34
h = 15, 17, 19, 21, 23, 25a, 25b, 27, 29, 32, 35
t
w
w = 30, 33
T
x
T
x
T
x
Valid
T
x
t
v
Min
Output Signal
t
f
CLK
1.5 V
v = 6a, 6b, 6c, 6d, 6e, 6f, 6g, 6h, 6i, 12
f = 7, 13
Comentários a estes Manuais