AMD K5 Manual do Utilizador Página 9
- Página / 100
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
ix
18522F/0—Jan1997 AMD-K5 Processor Data Sheet
PRELIMINARY INFORMATION
List of Tables
Table 1. Input Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Table 2. Output Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Table 3. Input/Output Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Table 4. Test Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Table 5. Bus Cycle Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Table 6. Special Cycles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 7. Signals at Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 8. Processor Reads to Data Cache . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 9. Writes to Data Cache . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Table 10. Inquire Cycles to Data Cache. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Table 11. Addressing of the AMD-K5 Processor Burst Order . . . . . . . . . . . 38
Table 12. SMM Save Area Map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Table 13. Initial State Upon Entering SMM . . . . . . . . . . . . . . . . . . . . . . . . . 53
Table 14. DC Characteristics over Commercial Operating Ranges . . . . . . 58
Table 15. CLK Switching Characteristics for 66-MHz Bus Operation . . . . 59
Table 16. Delay Timing for 66-MHz Bus Operation . . . . . . . . . . . . . . . . . . . 60
Table 17. Switching Characteristics for 66-MHz Bus Operation . . . . . . . . . 61
Table 18. CLK Switching Characteristics for 60-MHz Bus Operation . . . . 62
Table 19. Delay Timing for 60-MHz Bus Operation . . . . . . . . . . . . . . . . . . . 62
Table 20. Switching Characteristics for 60-MHz Bus Operation . . . . . . . . . 63
Table 21. CLK Switching Characteristics for 50-MHz Bus Operation . . . . 64
Table 22. Delay Timing for 50-MHz Bus Operation . . . . . . . . . . . . . . . . . . . 64
Table 23. Switching Characteristics for 50-MHz Bus Operation . . . . . . . . . 65
Table 24. RESET Configuration Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Table 25. TCK Waveform and TRST
Timing at 16 MHz . . . . . . . . . . . . . . . 66
Table 26. Test Signal Timing at 16 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Table 27. θ
CA
for the AMD-K5 Processor in 296-pin SPGA
Package for Typical Heat Sinks with Fans. . . . . . . . . . . . . . . . . . 82
Table 28. Model 0 Maximum T
A
in °C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Table 29. Models 1 and 2 Maximum T
A
in °C . . . . . . . . . . . . . . . . . . . . . . . . 83
- Data Sheet 1
- Trademarks: 2
- Contents 3
- 10.4 RESET, TCK, TRST 6
- List of Figures 7
- List of Tables 9
- 18522F/0—Jan1997 10
- PRELIMINARY INFORMATION 10
- 1 AMD-K5™ Processor Features 11
- 1.2 High-Performance Design 12
- 1.3 Compatibility 12
- Revision History 13
- 2 Block Diagram 14
- 3 Ordering Information 15
- 4 Architectural Introduction 16
- 4.3 Register Renaming 17
- 4.6 Cache Architecture 18
- 4.7 Branch Prediction 19
- 4.9 Reorder Buffer 20
- 4.10 Register File 21
- 5 CPU Identification 22
- 6 Logic Symbol Diagram 23
- 7 Signal Descriptions 24
- AMD-K5 Processor Data Sheet 35
- Table 2. Output Pins 35
- Table 3. Input/Output Pins 36
- Table 4. Test Pins 36
- Table 5. Bus Cycle Definition 36
- Table 6. Special Cycles 37
- 8 Processor Operation 38
- 8.3 Cache Protocol 41
- 8.4 Data Cache Coherency 42
- 8.5 External Bus Description 46
- 8.6 Bus Cycles 48
- 8.7 System Management Mode 61
- Table 12. SMM Save Area Map 62
- 8.8 Am486 64
- 9 Electrical Data 66
- 9.2 Absolute Maximum Ratings 67
- 9.3 Operating Ranges 67
- 10 Switching Characteristics 69
- 10.2 60-MHz Bus Operation 72
- 10.3 50-MHz Bus Operation 74
- Figure 15. Diagrams Key 78
- Figure 16. CLK Waveform 78
- Figure 21. TCK Waveform 81
- Figure 22. TRST Timing 81
- 11 Timing Diagrams 82
- Figure 39. Special Cycle 89
- Start blank 90
- 13 Physical Dimensions 94
- 15 Pin Designations (Model 0) 96
- Functional Grouping 98
Manuais e produtos relacionados com Processadores AMD K5
(60 páginas)© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.039 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais