
viii
AMD-K5 Processor Data Sheet 18522F/0—Jan1997
PRELIMINARY INFORMATION
Figure 41. SMI/SMIACT Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Figure 42. Split Cycle (Misaligned Locked cycle). . . . . . . . . . . . . . . . . . . . 81
Figure 43. 296-Pin Ceramic Staggered Pin Grid Array (SPGA). . . . . . . . . 84
Figure 44. AMD-K5 Model 0 Processor Pin-Side View . . . . . . . . . . . . . . . . 85
Figure 45. AMD-K5 Models 1 and 2 Processor Pin-Side View . . . . . . . . . . 87
Comentários a estes Manuais